




Provably Correct Memory Management


Reto Achermann

11th EuroSys Doctoral Workshop (EuroDW'17), Belgrade


Systems Group, Department of Computer Science, ETH Zurich











Ti OMAP 4460 SoC



Reality: The devil is in the details

Your mobile phone... 5-10 years ago!

6+ heterogeneous cores


Private and shared memory

5+ Interconnects

Devices attached to different interconnects

Complex interrupt subsystem

OMAP 4460 SoC, Technical Reference Manual



Takeaway: There are many **details** that are not captured by the naïve representation!



Reality: The devil is in the details

Your mobile phone... 5-10 years ago!

6+ heterogeneous cores


Private and shared memory

5+ Interconnects

Devices attached to different interconnects

Complex interrupt subsystem

OMAP 4460 SoC, Technical Reference Manual





Takeaway: There are many **details** that are not captured by the naïve representation!





OMAP 4460 SoC

There is NO uniform view of the system










There is NO uniform view of the system





Why do we need a formal model for memory accesses?


We build systems and want to write correct systems code



- Experience from the Barrelfish operating system:
 dealing with this complexity every day.
 e.g. PCI programming, heterogeneity, resources, devices, new platforms
- Problem:
 - Current abstractions make the wrong assumptions
 - System software verification requires a sound system hardware description




A partial decoding net for the OMAP4460





Modelling the access to byte 0x0 of DRAM from an A9 core



Each node has a label

Resolve a **name** (node, address)

particular, static configuration state


Nodes have **two properties**:

 $node \rightarrow \{\mathbb{N}\}$

translate: $node \rightarrow \mathbb{N} \rightarrow \{name\}$

ETH zürich

Flattening using view equivalence preserving operations






Flattening using view equivalence preserving operations

Resolve: (0, 0x4001000)




Resolve: (0', 0x4001000)










For ONE observer the flattened representation is equivalent to the textbook abstraction




Ongoing work: Using model output at compile and run time







Ongoing Work: Model applications



- Generate system configuration from the model:
 - Kernel page tables
 - Initial capabilities
- Synthesize configuration algorithms
- Transition between configurations without violation of invariants
- Constraints on memory accesses



Future work: Model refinements




- Reads / writes have different semantics
- Write only / read only regions



Expressing performance characteristics

- Basis for a performance model.
- Resource allocation & scheduling

Summary







 $V_{A9:0}$ is map [20000₃/12 to $P_{A9:0}$ at 80000₃] $P_{A9:0}, P_{A9:1}$ are map [40138₃/12 to GPT at 0] over L3

 P_{DSP} is map [1d3e₃/12 to GPT at 0] over L3

 V_{M3}, V_{M3} are over $L1_{M3}$

 RAM_{M3} is accept [55020₃/16]

 ROM_{M3} is accept [55000₃/14]

MIF is map $[0-5fffffff to L2_{M3}, 55000_3/14 to RAM_{M3}, 55020_3/16 to ROM_{M3}]$ L3 is map [49000₃/24 to L4 at 40100₃,55000₃/12 to MIF] accept [80000₃/30]

 $V_{A9:1}$ is map [20000₃/12 to $P_{A9:1}$ at 80000₃]


 V_{DSP} is over P_{DSP}

 $L2_{M3}$ is map $[0_{30}$ to L3 at $80000_3]$

 $L1_{M3}$ is map $[0_{28}$ to MIF]

L4 is map [49038₃/12 to *GPT* at 0]

GPT is accept [0/12]



SDMA Device

Virtual Address Space

1G

Physical Address Space



OMAP 4460 SoC

Core 0

Virtual Address Space

DRAM

2G

Configuration